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The growing complexity of electrical systems has led to an increasing amount
of wiring needed for many of these systems. For instance, in modern cars,
the total length of electrical wiring easily exceeds 1 kilometer. Therefore, fast
and accurate ways of testing for wiring faults become necessary. One way to
detect a wiring fault is with time domain reflectometry, where fault locations
can be detected by observing the reflections of an input pulse. However, due
to dispersive effects, the pulse shape and speed will change while propagating
down the line. Therefore, the choice of pulse shape is important in achieving
high accuracy.
In this thesis, we present a CMOS inverter-based circuit for generating
a pulse with an exponential leading edge. The key property of the exponential
v
function is that it stays exponential when differentiated or integrated. In that
way, dispersion can be minimized. Additionally, as process, voltage and tem-
perature (PVT) present reliability issues in practical design, we also present
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As electronic systems age over time, faults in their wiring become increasingly
common. Eventually, catastrophic failure may occur if these faults go unde-
tected. This is especially important to prevent in systems such as aircraft and
cars, as failure in their electronic systems may result in human casualties. Ad-
ditionally, there is a heavy maintenance cost in repairing wires. For instance,
it is estimated that between 1 million and 2 million man-hours are needed
to detect and repair faulty wiring in the U.S. Navy alone [5]. Additionally,
replacement of the wiring system in a typical aircraft may cost anywhere from
$1 - 7 million [3]. Clearly, there is a need for an accurate and fast detection
mechanism for wiring faults, to minimize cost and time spent repairing these
faults.
One way to detect wiring faults is time domain reflectometry (TDR). A
narrow pulse is sent down a wire, which will reflect if any fault or impedance
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discontinuity is encountered [14]. The time interval between the incident and
reflected signal can be used to locate the wire fault. A popular choice of pulse
shape is the square wave, but the accuracy of fault detection is limited by the
dispersion of the propagating pulse [8]. We propose that a pulse with a leading
exponential edge minimizes dispersion, because all derivatives and integrals of
the exponential function map onto the exponential.
Additionally, as CMOS scaling trends continue, new analog circuit de-
sign techniques become necessary. For instance, as power supply voltages are
lowered due to digital power constraints, headroom issues arise in analog cir-
cuits, limiting the ability to gain boost via cascoding [9]. Similarly, shorter
channel lengths result in an increase in output conductance, lowering the in-
trinsic device gain. Therefore, in this thesis we explore the viability of using a
CMOS inverter as an amplifier, over the more traditional operational amplifier
(opamp). Additionally, the inverter provides flexibility in re-use, low area, and
low power consumption.
1.2 Prior Art
Circuits for exponential pulse generation have been previously proposed. This
section introduces some previous circuit designs, and the methods used to
generate the exponential waveform.
1.2.1 BJT Based Design
One natural way of of producing an exponential pulse is to take advantage
of the I-V characteristics in a bipolar junction transistor (BJT) [13]. In this
design, special care is taken to make the final output robust to PVT. Figure
2
1.1 shows the full circuit diagram.
The transistor Q1 provides the exponential current, which is converted
to an output voltage through R1. An offset generator is needed to replace
the temperature dependent, reverse saturation current IS with a temperature
independent current Io. A PTAT current generator, combined with a ramp




Figure 1.1: BJT based exponential pulse generator, as described in [13].
1.2.2 2nd Order Power Series Based Design
A CMOS circuit that produces a current with exponential characteristics is
presented [2]. Because MOS transistors are square law devices, a reasonable
approximation to an exponential function can be made by computing the series
expansion, up to the second order term.
Figure 1.2 shows the proposed circuit. The devices M3, M4, M8, and
M9 form two current mirrors. The drain currents Id1, Id4, and Id9 are all equal,
so no current flows from the source of M1 to the gate of M2. Transistors M6
3
and M7 will force the node Va to half VSS, if M6 and M7 are sized identically.
Then, the output current can be given as the sum of the drain currents of M2
and M5. Assuming they operate in the saturation region with no body effect,






















We find from this equation that an input voltage generates an output current,
with a constant term, a term that varies linearly with Vin, and a term that
varies as the square of Vin. However, from equation 1.1 it is clear that Iout will
vary substantially with PVT, due to a strong dependence on terms such as Kn
and Vth. Therefore, we take a different design approach in this thesis, where
the basic building block is an inverter, not a single transistor. This inverter is
then stabilized using a replica inverter, making the design more robust against
PVT.
Figure 1.2: CMOS circuit with exponential V-I conversion, as proposed in [2].
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1.3 Organization
This thesis is organized as follows. In chapter 2, the mechanism for gener-
ating an exponential pulse is described. Additionally, we discuss the differ-
ences between the traditional opamp-based integrator, and the implemented
inverter-based integrator. Chapter 3 describes a first design of the exponen-
tial pulse generator, along with techniques used to stabilize critical device
parameters. The layout of the different circuit blocks are shown, along with
post-layout simulations. Finally, we describe the testbench setup and mea-
surement results of the taped out chip. Chapter 4 describes a second design
of the same exponential pulse generator, this time with a much shorter pulse
duration. Simulation results are presented as well. Chapter 5 summarizes the




2.1 Principle of Operation
This section describes the method that we use to generate an exponential
pulse. We first describe the series expansion of the exponential function, while
providing some insight into the accuracy of this approach. Then, we will
introduce a method to build up the exponential pulse using integrators and
summers. Additionally, we analyze both large and small signal characteristics
of an inverter acting as an amplifier. Finally, the inverter-based integrator
approach used in this system is compared to a traditional integrator.
2.1.1 The Exponential Function














From this expression, we see that each term after the first can be generated by
integrating the previous term. Therefore, we can re-write ex as a summation
of integrals







where the exponential function can be built up through a cascaded network of
integrators and summers, as depicted in figure 2.1.
Figure 2.1: Integrator Chain.
Figure 2.1 shows that a unit value, in this case Iu, is initially integrated,
then continually accumulated at the start of the succeeding integrator inputs.
As more stages are added, the final expression converges to an ideal
exponential, but with diminishing returns. For instance, if Iu and x are set to
1, then the sixth term is 1
120
, which constitutes less than 1% the value of e (≈
2.72). As each integration stage is realized by the same non-ideal integrator, we
decide to limit the number of integration stages to 5. Additionally, since every
higher order integration stage requires the same amount of power consumption
as the lower order stages, power dissipation increases with each stage added.
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2.2 The Inverter
Consider a typical CMOS inverter as shown in Figure 2.2. VLT is defined as
the voltage at which both input and output terminals are at the same value,
that is Vin = VLT [11]. Then, the currents IMp and IMn are equal. This value
of VLT is usually close to
VDD
2
, depending on the relative sizing of the NMOS
and PMOS devices.
Figure 2.2: Inverter with output voltage held at VLT .
2.2.1 DC Characteristics
As the input voltage is swept from 0 to VDD, the output transfer characteristics
are plotted in figure 2.3. If we assume that the PMOS device is around 2-3x as
wide as the NMOS, then the VLT will lie about halfway from 0 to VDD. This
sizing difference is to account for the mobility difference between holes and
electrons. In this situation, both NMOS and PMOS devices are in saturation
8
region and the inverter is operating in the high gain region. As shown in the
figure, this region is where the slope is the highest. The derivative of the curve
near VLT is the small-signal gain of the inverter, and a high gain is necessary
to build an integrator using inverters.
Figure 2.3: Large signal transfer characteristics of an inverter.
2.2.2 AC Characteristics
If both the NMOS and PMOS devices of an inverter are in saturation, then the
inverter acts as an amplifier with large small-signal gain. Figure 2.4 shows a cir-
cuit diagram of the small-signal model of the inverter. The transconductances
of the NMOS and PMOS devices are denoted as gm1 and gm2, respectively.
Similarly, output resistances are denoted as ro1 and ro2.
9
Figure 2.4: Small-signal model of an inverter amplifier.
From figure 2.4 we can calculate the gain as
vout
vin
= −(gm1 + gm2)(ro1||ro2) (2.3)
We show in a later section that the value of this gain affects the integrator
output. In addition, in the limit as overall gm (gm1 + gm2) gets large, the
integrator itself becomes more ideal.
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2.3 The Integrator
An integrator is any circuit that performs the mathematical operation of inte-
gration, where the output voltage is proportional to the integral of the input
voltage. Typically, the act of integration is done through the accumulation
of charge on an integrating capacitor. This section begins by introducing a
typical op-amp based integrator, and continues by describing the core circuit
of this thesis, which is the inverter-based integrator.
2.3.1 Op-amp Based Integrator
Figure 2.5 shows a typical op-amp based integrator. Assuming an ideal op-


















In this integrator, the input voltage in series with the resistor R generates a
current, and since the node Vn acts as virtual ground, all the current is fed
into the feedback capacitor. The capacitor charges at the rate determined by
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the time constant τ , which is simply
τ = RC (2.7)
Figure 2.5: Op-amp based integrator.
2.3.2 Inverter-based Integrator
An inverter-based integrator is similar to the typical op-amp based integrator,
with a few key differences. First, the inverter does not have a virtual ground
node as in the case of the op-amp. Secondly, a gm stage is used instead of a
resistor. This serves the purpose of converting the voltage at the output of the
integrator back into a current for use in the next stage.
Figure 2.6 shows the circuit diagram of the inverter-based integrator.
For the purposes of distinguishing the two inverters in a single integrating
block, each inverter with a feedback capacitor will be called the integrating
12
inverter, and the ones acting as a transconductance stage will be referred to as
the gm inverter. The switch S is used to periodically reset the integrating ca-
pacitor, thereby resetting the exponential pulse. The frequency at which this
happens depends on how fast the pulse rises. Right before the pulse reaches
an amplitude which would drive device M2 into triode region, the switch will
close, resetting the capacitor.
Figure 2.6: The inverter-based integrator. The circuit highlighted in red is the
integrator, and the circuit in green converts the integrator output back into a
current, which is then summed into the next stage.
Figure 2.7 shows the equivalent circuit model for the inverter-based integrator.
The integrator is represented as a voltage amplifier with gain A, with a output
resistance ro in series. The gm stage is represented by a standard voltage
controlled current source. Writing the KVL around the first loop and solving
13









Therefore the integration of a constant current Iin produces a voltage ramp at
the output, but first there will be a negative jump due to the Iinro
1+A
term. For a
sufficiently large A, then A
1+A
≈ 1 and the slope of the ramp is determined by
Iin and C. The integrator output voltage converts into a current sink by the
inverter acting as a gm stage, which is integrated in the next stage.
Figure 2.7: inverter-based integrator equivalent circuit. The output resistance
of the inverter is given as ro and the gain as A.















From equations 2.9 and 2.10 we can calculate the total current sink feeding
the second stage as








This calculation then repeats, with Iin,2 being used as the new Iin. We can see
from equation 2.10 that to get the fastest rising pulse, C needs to be minimized
while the gm needs to be maximized. Additionally, increasing the gm of the
integrator also has a benefit in minimizing the negative jump in magnitude,
due to increasing A. Furthermore, the next section explains how increasing the
integrator gm causes the integrator to become more ideal.
2.3.3 Impact of Finite Integrator gm
In any realizable system, the assumption of infinite gm is often unrealistic.
Therefore, it is of interest to determine the effects of finite gm in the inverter-
based integrator.
Figure 2.8 shows the small-signal equivalent model of the circuit in figure
2.6, with the transconductance stage preceding the integration stage. In this
figure, gm1 refers to the transconductance of the gm stage, and gm2 refers to the
transconductance of the integrator stage, ro1 and ro2 are output impedances,
and CL is the load capacitance seen at the input of the next stage.
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Figure 2.8: Small signal model of the inverter-based integrator.








+ vosCL + (vo − vi)sC = 0 (2.13)









(gm2−sC)ro1 )(1 + sC) + sC
(2.14)
From equation 2.14, we can see the impact of gm2. We can take the limit as














This chapter explores the complete, circuit level design of an exponential pulse
generator. First, we will describe the sensitivity of an inverter to supply varia-
tions, and also present circuits that stabilize critical parameters such as gm and
VLT . Then, we present the full, 5-stage exponential pulse generator schematic.
Additionally, we present the layout of all the circuit blocks, and the post-layout
simulations. Finally, we provide the testbench setup and measurement results.
3.1 Stabilizing gm and VLT
The transconductance (gm) and logical threshold (VLT ) of an inverter vary
strongly over PVT. This necessitates the use of circuits that can regulate these
parameters, which will make the overall design more reliable. In this section,
we first explore why inverters are PVT sensitive, and also present some circuits
that solve this problem.
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3.1.1 Effects of Supply Voltage Variation
As defined in Chapter 2, an inverter biased at VLT has equal currents flowing
through both NMOS and PMOS devices. Knowing that IDp = IDn, we can
use the quadratic model of a MOSFET in saturation and write









If Vin = VLT , then re-arranging equation 3.1 leads to
VLT =
√







From equation 3.3, we find that VLT is strongly dependent on the supply
voltage. Similarly, the gm of the inverter is given in [16] as
gm =
√
kpkn(VDD − |Vth,p| − Vth,n) (3.4)
Therefore, not only is VLT a strong function of VDD, but so is gm. Furthermore,
it is well known that mobility varies with temperature [4]. This will cause
kn,p to vary accordingly. Additionally, differences in doping concentration,
lithography, and other processes result in different process corners [18]. The
differences in process corners can vary the Vth of a transistor by a large amount.
An analysis of the effects of device parameter mismatch is given in [7, 10, 12].
In the next section, we present circuits that can be used to account for these
variations.
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3.1.2 Generating a Stable Supply Voltage
One way to account for process variations is to use replica biasing techniques [6,
15]. The main idea is to stabilize relevant circuit parameters by canceling out
PVT dependencies through continual adjustment of bias voltages or currents.
We employed a technique that was presented in [16]. This technique
generates a local power supply, VDDR, that can be used to bias the integrating
inverters. VDDR is such that all inverters biased by it will have a well defined
VLT , derived from a reference voltage VREF . This circuit is presented in figure
3.1.
Figure 3.1: Circuit to generate VDDR, as presented in [16].
In this circuit, a replica inverter with a voltage VREF at the input generates
a regulated voltage VDDR, which takes on a value of about 2x VREF . The
NMOS device M1 creates a negative feedback loop that keeps the VDDR local
supply relatively constant. The current mirror devices M3 and M2 are sized
appropriately so that all inverters that are biased by VDDR have adequate DC
current. Each inverter biased by VDDR is sized the same as the replica. Table
19






Table 3.1: Transistor sizing for VDDR generating circuit.
3.1.3 Stabilizing gm
The technique for stabilizing gm is similar to the technique presented in the
previous section. A circuit, shown in figure 3.2, generates a supply VDDR,gm,
where inverters biased by it have a constant gm [16].
Figure 3.2: Circuit to generate VDDR, as presented in [16].
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A unit inverter biased by a voltage VLT+Vref sinks current equal to gmVref . A
current Iref is passed through two inverters that form a current mirror, and






As with the VLT regulator circuit, transistor M2 is sized properly so that all
gm inverters biased by VDDR,gm have adequate bias current. Table 3.2 shows





Table 3.2: Transistor sizing for VDDR,gm generating circuit.
3.2 Full Schematic
With these auxiliary circuits in mind, we present the full schematic of the
exponential pulse generator, shown in figure 3.3. The blocks labelled VLT,REF




Figure 3.3: (a) Full exponential pulse generator schematic. (b) Clock drivers
and implementation of switches.
As shown in the full schematic, the VLT and gm reference circuits are used to
generate regulated supply voltages that bias the inverter chain. The integrators
are biased with VDDR, and the gm inverters are biased with VDDR,gm. There are
a total of k+1 integration stages. For instance, k=4 means a 5 stage design.
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The corresponding gm stage for the last integrator is omitted, because we only
need the voltage output of the integrator.
Additionally, a pair of NMOS/PMOS switches are used to implement
the switches, as shown in figure 3.3 (b). This transmission gate structure is
preferable to using a single NMOS or PMOS because it ensures the voltage
at the input and output are equivalent. Then, the feedback capacitor can be
discharged properly. Furthermore, an inverter chain of increasing size is used
to buffer the input clock signal. This is to drive the large capacitance seen the
gates of the switches, which increases as more stages and switches are added.
These switches are implemented as medium Vth devices.
The unit currents are generated with a non-cascoded current mirror.
Additionally, this mirror is also used to generate the IBIAS shown in figures









Table 3.3: (left) Sizings for integrator/gm inverters. (right) Sizings for switch
devices.
3.3 Layout
In this section, we present the layout of each circuit block. The figures below
(3.4 - 3.8) show the layouts of each circuit block in the chip. There is an
23
additional output buffer included, as a low impedance output is needed to
drive the substantial capacitance at the output.
Figure 3.4: Single integrator and gm stage. A large MIM capacitor is connected
on metals 5 and 6.
Figure 3.5: VLT regulating circuit.
24
Figure 3.6: gm regulating circuit.
Figure 3.7: Current mirror. This version of the current mirror was not cas-
coded.
25
Figure 3.8: Output buffer used to drive pad capacitance.
3.4 Post-Layout Simulations
After layout, the exponential pulse generator is simulated with the extracted
netlists. In this section, the post-layout simulations are presented. In partic-
ular, we plot the fifth stage output, along with the regulated voltages VDDR
and VDDR,gm. This design targeted an integration time constant τ = 100 ns,
so after 500 ns the fifth stage output should rise to close to its peak value.
Note that this spec is the same as the one used in the BJT-based design
[13]. These plots will be shown at typical PVT, and also at different corners
(SS,FF,SF,FS), three different supply voltages (1.62 V, 1.8 V, 1.98 V), and
three different temperatures (0◦C, 27◦C, 100◦C). For each plot, we keep either
temperature or supply voltage fixed, and plot the outputs over different pro-
cess corners. This way we can understand how temperature or supply voltage
affects the output individually. A 5 pF output capacitor is added to act as
26
a load. This causes the discharge to fall much more slowly. First, a quick
comparison between pre-layout and post-layout is done for the pulse at typical
PVT. As shown in figure 3.9, the two pulses are quite similar. Therefore, we
do not expect the layout to introduce any significant deviation in the design.
Additionally, the pulse takes around 500 ns to reach its peak, which is what
we designed it to do.
Figure 3.9: Pre-layout vs post-layout simulation.
3.4.1 Outputs Over PVT
Figure 3.10 below shows the pulse over PVT. In terms of temperature, the
worst case scenario is given in the center right plot, where T=100◦C. In
this case, pulse looks substantially more linear. Considering supply voltage
changes, we find that the pulse more closely resembles the typical case. This
27
is because the regulating circuits are able to provide stable reference voltages
even though the supply changed.
Figure 3.10: Variations in the exponential pulse due to PVT. The top center
plot is at typical temperature and typical supply voltage. The middle and
bottom plots are at low/high temperatures and supply voltages, respectively.
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Figure 3.11: VDDR and VDDR,gm at normal temperature and supply voltage.
Figure 3.12: Effects of temperature variation on VDDR and VDDR,gm.
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Figure 3.13: Effects of supply voltage variation on VDDR and VDDR,gm.
Both VDDR and VDDR,gm are plotted over PVT. Figure 3.12 shows the effect
of temperature variation, and figure 3.13 shows the effect of supply voltage
variation. These two groups of plots are compared to figure 3.11, which shows
the case where both temperature and VDD are normal. As before, we find that
the worst case for VDDR is at T=100
◦C. As shown in the top right plot of
figure 3.12, this is where the regulated voltages have the most variation during
the integration time. With few exceptions, both references stay quite stable
throughout the integration period.
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3.5 Chip Testing
In this section, we discuss the testbench setup and measurement results. A
breadboard was used to build the testbench, and testing was done in the
undergraduate circuits labs at UT.
3.5.1 Testbench Setup
The chip was packaged using a TQFP44 package. A 44 pin socket was used to
connect the chip onto a breadboard properly. In total, there are 7 inputs and
4 outputs, so not all pins were used. The breakdown of inputs and outputs are
described in tables 3.4 and 3.5, respectively. All current inputs are generated
by using by using a voltage source and appropriately sized resistor. A picture
of the breadboard setup is given in figure 3.14.
Input Description
VDD,3.3 3.3 V supply to energize chip pad ring
VDD,1.8 1.8 V circuit supply
Vlt Used to supply VREF , as in figure 3.2
Vlt pl Vref Used to supply VLT+VREF , as in figure 3.3
Icin Sets the bias current for the VLT and gm regulator circuits
Icon Sets the integrating current for all integrators
Ibuf DC bias current for output buffer
Table 3.4: Inputs and their descriptions.
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Output Description
VDDR Same VDDR as in figure 3.2
VDDR,gm Same VDDR,gm as in figure 3.3
Vout,1 Exponential pulse, output of the fifth integrator stage
Vout,2 Fourth stage output
Table 3.5: Outputs and their descriptions.
Figure 3.14: Testbench setup.
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3.5.2 Test Results
The chip measurements were done using the following equipment:
• Tektronix DPO2012 oscilloscope
• Agilent E3631A power supply
• Agilent 33120a AWG
• P6139B 500 MHz probe
To start, the DC conditions of the chip are checked in the reset state. The reset
state is defined as the state where the clock is held at 1.8 V, so all integrating
capacitors are discharged. Table 3.6 summarizes the measurements in the reset
state.
Measurement Simulated Measured
Vddgmref 1.41 V 1.44 V
VREF 1.387 V 1.369 V
Vout,1 0.699 V 0.698 V
Vout,2 0.699 V 0.711 V
Icon .8855 uA .888 uA
Icin 1.008 uA 1.019 uA
Ioutbuf 9.358 uA 8.38 uA
DC @ Icon .3819 V .3766 V
DC @ Icin .2961 V .2913 V
DC @ Ioutbuf .5321 V .567 V
Table 3.6: Reset state measurements. The DC voltage is measured at both
voltage input pins and current input pins.
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After it was determined from the reset state testing that there are no obvious
issues with the testbench nor the chip, the exponential pulse can be measured.
The AWG is set to generate a 205 kHz, 80% duty cycle square wave toggling
from 0 V to 1.8 V. Figure 3.14 below shows a oscilloscope shot of Vout,1.
Figure 3.15: Measured pulse.
In this scope picture, we find that the exponential pulse begins with a negative
jump in magnitude, as predicted by the analysis in chapter 2. It rises to a
maximum value of around 1.38 V, at which point it starts to saturate. At this
point, the clock rises and the discharge cycle begins, eventually settling to a
DC voltage of 0.672 V.
3.5.3 Comparison With Simulation
From figure 3.15 we see that the oscilloscope shot is divided into a grid of
dotted rectangles that are each 400 ns wide and 200 mV tall. From this we
get a close estimate of the time it takes for the pulse to rise to its peak before
saturating, which is approximately 650 ns. This is larger than the 500 ns it
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takes in simulation at the TT corner. One possible explanation is that the
chip was fabricated at a slower corner, which causes the pulse to rise more
slowly.
Another point of comparison is the discharge time. From the simulation,
we see that the discharge time is close to 200 ns. However, the measured result
is several times longer. This because there is a very large capacitance seen at
the output pin, resulting from the breadboard, package, and probe parasitics.
The combination of these parasitic capacitances is much larger than the 5pF
used in the simulation.
Lastly, there is a much more pronounced jump in voltage at both the
start and the end of the measured pulse. A combination of effects due to abrupt
switching, charge injection, and non-idealites in the packaging/testbench may
give rise to to these glitches. As no packaging effects were considered in the





This chapter presents a much faster version of the same circuit presented in
the previous chapter. The overall architecture is the same, with the main
differences being device sizing and using a cascoded current mirror as opposed
to a non-cascoded mirror.
4.1 Differences Summarized
4.1.1 Device Sizing
The device sizing of each circuit block is presented in tables 4.1 and 4.2. The
key difference is the use of minimum channel length devices in the integrator











Table 4.1: Device sizings. (left) VDDR generating circuit, fig. 3.1 (right)












M1 - M2k+2 7/3
Table 4.2: (left) Sizings for integrator/gm inverters, fig 3.3a. (center) Sizings
for switch devices, fig 3.3b. (right) Sizings for current mirror devices, presented
in the next section.
4.1.2 Current Mirror
An improved current mirror for supplying the integrating current is also de-
signed. The previous version did not use cascoding, which limits output
impedance. A cascoded current mirror allows for a much higher output impedance,
at the cost of decreased headroom. To partially alleviate the headroom issue,
a low voltage cascoded structure is used. This configuration allows a voltage
of about one Vth lower at the drain of the cascode devices, as compared to
the traditional cascoded current mirror [1]. Devices M0,a and M0,b are used
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to generate an adequate bias voltage for the cascoded devices. A mirror ratio
of 1:1 is used to maintain high accuracy in the current mirroring. Figure 4.1
shows the implementation of this current mirror.
Figure 4.1: Low voltage cascoded current mirror.
4.2 Simulation Results
In this section, we discuss all simulation results for the new exponential pulse
generator. This design achieves a time constant τ = 0.4 ns, as opposed to the
previous design of τ = 100 ns. Similar to the previous chapter, we consider
the effects of PVT on the exponential pulse, as well as their effect on the




First, we present the simulated results taken at each integrator output. The
expectation is that the output of the first integrator rises linearly, the second
quadratically, etc. This is confirmed in figure 4.2, where the outputs follow the
expectation quite closely. This simulation was done at T=27◦C, TT corner,
and VDD = 1.8 V.
There are a few things to note in this plot. First, the difference between
the first and second stage outputs is quite large, while the difference between
the fourth and fifth stage output is relatively small. This is because each
additional term in the exponential function’s power series contributes much
less than the term before it. Secondly, the clock duty cycle was chosen so that
the fifth stage output is reset when it reaches around 1.2 V, preventing the
PMOS device in the integrator from going to triode region.
Figure 4.2: Integrator outputs at normal PVT.
Another way to understand the difference between successive curves is to cal-
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culate the area underneath, and normalizing to the area underneath the first
term output. First, every curve is truncated to [600ns 2.5ns], which is the
period of time when the integration occurs. Table 4.3 lists the different out-
puts and their corresponding normalized area. As shown, there is over 100%
difference between the first two areas, but only a 10% difference between the
fourth and the fifth.






Table 4.3: Outputs curves and their normalized areas.
4.2.2 Outputs Over PVT
To understand how the circuit varies over PVT, simulation is done over a
variety of corners (TT,SS,FF,SF,FS), temperatures (0◦C, 27◦C, 100◦C), and
supply voltages (1.62 V, 1.8 V, 1.98 V). First, we plot the exponential pulse
by varying two of the three parameters, and keeping the last one fixed. Then,
we will also discuss the impact of PVT variations on the regulated voltages,
VDDR and VDDR,gm. Figure 4.3 below shows the exponential pulse at different
PVT. The regulated voltages at normal temperature and VDD are plotted in
figure 4.4. Figures 4.5 and 4.6 show the variation in the regulated voltages
due to PVT.
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Figure 4.3: Variations in the exponential pulse due to PVT. The top center
plot is at typical temperature and typical supply voltage.
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Figure 4.4: Regulated voltages at normal temperature and VDD.
Figure 4.5: Effects of temperature variation on VDDR and VDDR,gm.
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Figure 4.6: Effects of supply voltage variation on VDDR and VDDR,gm.
From figure 4.3 we can determine that the two extremes are at the SS and FF
corners. In the SS corner, the pulse rises slowly, due to the decreased mobility
of both NMOS and PMOS devices. This then affects the time constant of in-
tegration. Similarly, mobility is higher in the FF corner. This causes the pulse
to rise much faster compared to the typical case. There is minimal variation
in the pulse due to temperature variation. As shown, the plots at 0◦C and
100◦C do not vary much when compared to the typical temperature case. At
high VDD, the plot is very similar to that of the typical plot. This is because
the regulated supply voltages stay relatively constant, and so the inverters do
not see the higher VDD. However, if VDD goes lower, then there will be issues
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caused by the reduced headroom. This is evident in the bottom right graph
of figure 3.6, where the peak voltage reached by the pulse is much lower than
that of the other cases.
Figure 4.5 shows the effect of temperature variation on different corners
of the regulated supply voltages. With the exception of the FF corner, VDDR
remains fairly constant across the entire integration period. The reason why
the FF corner sees a spike near the end is because the exponential pulse starts
to saturate, driving the PMOS of the inverter into triode. This causes the
sudden bump near the 2.5 ns mark. As the corners change, VDDR is also ad-
justed to keep VLT relatively constant. This is evident from figure 4.3, where
all pulses start at nearly the same voltage, no matter the corner.
Similarly, figure 4.6 shows the effect of supply voltage variation on dif-
ferent corners of the regulated voltages. The worst case scenario is when VDD
drops to a lower value, which results in decreased headroom. This cases the
most significant difference when compared to the typical case. At high VDD,





In this thesis, we present a new way of generating an exponential pulse using
CMOS inverters. In chapter 2, we describe the method of using integrators
to generate an exponential pulse. Additionally, we describe how an inverter-
based integrator works, and compare it to a more traditional opamp-based
integrator. In chapter 3, we present a first design of the exponential pulse
generator circuit. Since inverters are particularly prone to PVT variations,
we also designed some circuits for reducing the impact of these variations
on critical parameters. Then, the layout of each block is given, along with
post-layout simulations. Finally, measurements were done on a chip. Chapter
4 describes a second version of the same exponential pulse generator. This
version was designed to be much faster than the previous version, achieving a
time constant on the order of nanoseconds, as opposed to microseconds.
There are several ways to extend the work in this thesis. One immediate
step would be to tape out the second design, and verify the results in the lab.
Improvements to the testbench can be made, where a PCB is used instead of
a breadboard. Once a chip is verified, we could test the accuracy of the pulse
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with real cables, and see how it compares to conventional methods. Finally,
it would be interesting to see if this idea could be extended to measuring
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